Tsukasa OI 5c0c7ac77c RISC-V: tidying: Make auxvec-based enablement a block ...

Because this function will be no longer auxvec-only, this commit adds a
comment to mark auxvec-based part.

It *does not* add a comment to "base ISA" part because it may also use
`riscv_hwprobe`-based results.

2025-04-16 00:56:48 +00:00

library/stdarch

RISC-V: tidying: Make auxvec-based enablement a block

2025-04-16 00:56:48 +00:00

S

Description

No description provided

1.6 GiB

Languages

Rust 95.7%

Shell 1%

C 0.9%

JavaScript 0.6%

Python 0.4%

Other 1.2%