mirror of
https://codeberg.org/ziglang/zig.git
synced 2026-05-01 07:12:47 +03:00
e1d8073d2f
A simple `while(true) {}` loop generates the following LLVMIR:
```
define i32 @main() {
Entry:
br label %Loop
Loop: ; preds = %Loop, %Entry
br label %Loop
}
```
Also implement TZIR printing for loops and add a corresponding test.