mirror of
https://codeberg.org/ziglang/zig.git
synced 2026-05-01 23:33:07 +03:00
0adc144f88
Intel keeps changing the latency & throughput of the aes* and clmul instructions every time they release a new model. Adjust `optimal_parallel_blocks` accordingly, keeping 8 as a safe default for unknown data.