mirror of
https://codeberg.org/ziglang/zig.git
synced 2026-05-05 01:13:12 +03:00
Alex Rønne Petersen
66d97267c7
This excludes all headers in /usr/include/dev because that directory is bonkers huge (18M). We can add these on an as-needed basis.
149 lines
4.6 KiB
C
Vendored
149 lines
4.6 KiB
C
Vendored
/* $OpenBSD: intr.h,v 1.51 2025/04/25 12:47:37 mvs Exp $ */
|
|
/* $NetBSD: intr.h,v 1.5 1996/05/13 06:11:28 mycroft Exp $ */
|
|
|
|
/*
|
|
* Copyright (c) 1996 Charles M. Hannum. All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
* 3. All advertising materials mentioning features or use of this software
|
|
* must display the following acknowledgement:
|
|
* This product includes software developed by Charles M. Hannum.
|
|
* 4. The name of the author may not be used to endorse or promote products
|
|
* derived from this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
|
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
|
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
|
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
|
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
|
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#ifndef _MACHINE_INTR_H_
|
|
#define _MACHINE_INTR_H_
|
|
|
|
#define __USE_MI_SOFTINTR
|
|
|
|
#include <sys/softintr.h>
|
|
#include <machine/intrdefs.h>
|
|
|
|
#ifndef _LOCORE
|
|
#include <sys/mutex.h>
|
|
#include <machine/cpu.h>
|
|
|
|
extern volatile u_int32_t lapic_tpr; /* Current interrupt priority level. */
|
|
|
|
extern int imask[]; /* Bitmasks telling what interrupts are blocked. */
|
|
extern int iunmask[]; /* Bitmasks telling what interrupts are accepted. */
|
|
|
|
#define IMASK(level) imask[IPL(level)]
|
|
#define IUNMASK(level) iunmask[IPL(level)]
|
|
|
|
extern void Xspllower(void);
|
|
|
|
extern int splraise(int);
|
|
extern int spllower(int);
|
|
extern void splx(int);
|
|
extern void softintr(int);
|
|
|
|
/*
|
|
* compiler barrier: prevent reordering of instructions.
|
|
* This prevents the compiler from reordering code around
|
|
* this "instruction", acting as a sequence point for code generation.
|
|
*/
|
|
|
|
#define __splbarrier() __asm volatile("":::"memory")
|
|
|
|
/* SPL asserts */
|
|
#ifdef DIAGNOSTIC
|
|
/*
|
|
* Although this function is implemented in MI code, it must be in this MD
|
|
* header because we don't want this header to include MI includes.
|
|
*/
|
|
void splassert_fail(int, int, const char *);
|
|
extern int splassert_ctl;
|
|
void splassert_check(int, const char *);
|
|
#define splassert(__wantipl) do { \
|
|
if (splassert_ctl > 0) { \
|
|
splassert_check(__wantipl, __func__); \
|
|
} \
|
|
} while (0)
|
|
#define splsoftassert(wantipl) splassert(wantipl)
|
|
#else
|
|
#define splassert(wantipl) do { /* nada */ } while (0)
|
|
#define splsoftassert(wantipl) do { /* nada */ } while (0)
|
|
#endif
|
|
|
|
/*
|
|
* Define the splraise and splx code in macros, so that the code can be
|
|
* reused in a profiling build in a way that does not cause recursion.
|
|
*/
|
|
#define _SPLRAISE(ocpl, ncpl) \
|
|
ocpl = lapic_tpr; \
|
|
if (ncpl > ocpl) \
|
|
lapic_tpr = ncpl
|
|
|
|
|
|
#define _SPLX(ncpl) \
|
|
lapic_tpr = ncpl; \
|
|
if (curcpu()->ci_ipending & IUNMASK(ncpl)) \
|
|
Xspllower()
|
|
|
|
/*
|
|
* Hardware interrupt masks
|
|
*/
|
|
#define splbio() splraise(IPL_BIO)
|
|
#define splnet() splraise(IPL_NET)
|
|
#define spltty() splraise(IPL_TTY)
|
|
#define splaudio() splraise(IPL_AUDIO)
|
|
#define splclock() splraise(IPL_CLOCK)
|
|
#define splstatclock() splclock()
|
|
#define splipi() splraise(IPL_IPI)
|
|
|
|
/*
|
|
* Software interrupt masks
|
|
*/
|
|
#define splsoftclock() splraise(IPL_SOFTCLOCK)
|
|
#define splsoftnet() splraise(IPL_SOFTNET)
|
|
#define splsofttty() splraise(IPL_SOFTTTY)
|
|
|
|
/*
|
|
* Miscellaneous
|
|
*/
|
|
#define splvm() splraise(IPL_VM)
|
|
#define splhigh() splraise(IPL_HIGH)
|
|
#define splsched() splraise(IPL_SCHED)
|
|
#define spl0() spllower(IPL_NONE)
|
|
|
|
#include <machine/pic.h>
|
|
|
|
struct cpu_info;
|
|
|
|
void intr_barrier(void *);
|
|
void intr_enable_wakeup(void);
|
|
void intr_disable_wakeup(void);
|
|
|
|
#ifdef MULTIPROCESSOR
|
|
void i386_send_ipi(struct cpu_info *, int);
|
|
int i386_fast_ipi(struct cpu_info *, int);
|
|
void i386_broadcast_ipi(int);
|
|
void i386_ipi_handler(void);
|
|
void i386_setperf_ipi(struct cpu_info *);
|
|
|
|
extern void (*ipifunc[I386_NIPI])(struct cpu_info *);
|
|
#endif
|
|
|
|
#endif /* !_LOCORE */
|
|
|
|
#endif /* !_MACHINE_INTR_H_ */ |