mirror of
https://codeberg.org/ziglang/zig.git
synced 2026-04-28 19:47:08 +03:00
Alex Rønne Petersen
66d97267c7
This excludes all headers in /usr/include/dev because that directory is bonkers huge (18M). We can add these on an as-needed basis.
57 lines
2.4 KiB
C
Vendored
57 lines
2.4 KiB
C
Vendored
/* $OpenBSD: machine_reg.h,v 1.3 2019/05/06 03:34:43 mlarkin Exp $ */
|
|
|
|
/*
|
|
* Copyright (c) 2002, 2003 Genetec Corporation. All rights reserved.
|
|
* Written by Hiroyuki Bessho for Genetec Corporation.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
* 3. The name of Genetec Corporation may not be used to endorse or
|
|
* promote products derived from this software without specific prior
|
|
* written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY GENETEC CORPORATION ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
|
|
* TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
|
|
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL GENETEC CORPORATION
|
|
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
|
|
#ifndef _MACHINE_REG_H
|
|
#define _MACHINE_REG_H
|
|
|
|
/*
|
|
* Logical mapping for onboard/integrated peripherals
|
|
*/
|
|
#define MACHINE_IO_AREA_VBASE 0xfd000000
|
|
#define MACHINE_GPIO_VBASE 0xfd000000
|
|
#define MACHINE_CLKMAN_VBASE 0xfd100000
|
|
#define MACHINE_INTCTL_VBASE 0xfd200000
|
|
#define MACHINE_AGPIO_VBASE 0xfd300000
|
|
#define MACHINE_VBASE_FREE 0xfd400000
|
|
/* FFUART and/or BTUART are mapped to this area when
|
|
used for console */
|
|
|
|
#define ioreg_read(a) (*(volatile unsigned *)(a))
|
|
#define ioreg_write(a,v) (*(volatile unsigned *)(a)=(v))
|
|
|
|
#define ioreg16_read(a) (*(volatile uint16_t *)(a))
|
|
#define ioreg16_write(a,v) (*(volatile uint16_t *)(a)=(v))
|
|
|
|
#define ioreg8_read(a) (*(volatile uint8_t *)(a))
|
|
#define ioreg8_write(a,v) (*(volatile uint8_t *)(a)=(v))
|
|
|
|
#endif /* _MACHINE_REG_H */ |