Mirrors/zig
1
0
Fork 0
mirror of https://codeberg.org/ziglang/zig.git synced 2026-04-26 13:01:34 +03:00
Code Issues Packages Projects Releases Wiki Activity

generate_linux_syscalls: add hexagon abi name

Browse Source
This commit is contained in:
Alex Rønne Petersen
2026-02-09 23:54:12 +01:00
parent 65c073b147
commit 81ef502f08
1 changed files with 2 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
tools/generate_linux_syscalls.zig
+2 -1
View File
@@ -73,6 +73,7 @@ const Abi = enum {
nios2,
or1k,
riscv,
hexagon,
};
const __X32_SYSCALL_BIT: u32 = 0x40000000;
@@ -161,7 +162,7 @@ const architectures: []const Arch = &.{
.{ .@"var" = "LoongArch64", .table = .generic, .abi = &.{ .common, .@"64" } },
.{ .@"var" = "Arc", .table = .generic, .abi = &.{ .common, .@"32", .arc, .time32, .renameat, .stat64, .rlimit } },
.{ .@"var" = "CSky", .table = .generic, .abi = &.{ .common, .@"32", .csky, .time32, .stat64, .rlimit } },
.{ .@"var" = "Hexagon", .table = .generic, .abi = &.{ .common, .@"32", .time32, .stat64, .rlimit, .renameat } },
.{ .@"var" = "Hexagon", .table = .generic, .abi = &.{ .common, .@"32", .hexagon, .time32, .stat64, .rlimit, .renameat } },
.{ .@"var" = "OpenRisc", .table = .generic, .abi = &.{ .common, .@"32", .or1k, .time32, .stat64, .rlimit, .renameat } },
// .{ .@"var" = "Nios2", .table = .generic, .abi = &.{ .common, .@"32", .nios2, .time32, .stat64, .rlimit, .renameat } },
// .{ .@"var" = "Parisc", .table = .{ .specific = "arch/parisc/kernel/syscalls/syscall.tbl" }, .abi = &.{ .common, .@"32" } },