mirror of
https://github.com/rust-lang/rust.git
synced 2026-04-27 18:57:42 +03:00
72abf370bb
Long ago, UI tests were divided into "compile" and "run" tests. Later, the compile tests were further subdivided into "check" and "build" tests, to speed up tests that don't need a full build. The same split was never applied to incremental test revisions, so the only way to perform a check build in incremental tests is (confusingly) to use a `cfail` revision and then specify `//@ check-fail` or `//@ check-pass`. This PR makes room for dedicated check-fail and check-pass revisions by renaming the existing `cfail` and `cpass` revisions to `bfail` and `bpass`, since they currently perform a full build.
221 lines
5.4 KiB
Rust
221 lines
5.4 KiB
Rust
// This test case tests the incremental compilation hash (ICH) implementation
|
|
// for inline asm.
|
|
|
|
// The general pattern followed here is: Change one thing between rev1 and rev2
|
|
// and make sure that the hash has changed, then change nothing between rev2 and
|
|
// rev3 and make sure that the hash has not changed.
|
|
|
|
//@ build-pass (FIXME(62277): could be check-pass?)
|
|
//@ revisions: bfail1 bfail2 bfail3 bfail4 bfail5 bfail6
|
|
//@ compile-flags: -Z query-dep-graph -O
|
|
//@ needs-asm-support
|
|
//@ [bfail1]compile-flags: -Zincremental-ignore-spans
|
|
//@ [bfail2]compile-flags: -Zincremental-ignore-spans
|
|
//@ [bfail3]compile-flags: -Zincremental-ignore-spans
|
|
//@ ignore-backends: gcc
|
|
|
|
#![allow(warnings)]
|
|
#![feature(rustc_attrs)]
|
|
#![crate_type="rlib"]
|
|
|
|
use std::arch::asm;
|
|
|
|
// Change template
|
|
#[cfg(any(bfail1,bfail4))]
|
|
#[cfg(any(target_arch = "x86", target_arch = "x86_64"))]
|
|
pub fn change_template(_a: i32) -> i32 {
|
|
let c: i32;
|
|
unsafe {
|
|
asm!("mov {0}, 1",
|
|
out(reg) c
|
|
);
|
|
}
|
|
c
|
|
}
|
|
|
|
#[cfg(not(any(bfail1,bfail4)))]
|
|
#[rustc_clean(cfg="bfail2", except="opt_hir_owner_nodes, optimized_mir")]
|
|
#[rustc_clean(cfg="bfail3")]
|
|
#[rustc_clean(cfg="bfail5", except="opt_hir_owner_nodes, optimized_mir")]
|
|
#[rustc_clean(cfg="bfail6")]
|
|
#[cfg(any(target_arch = "x86", target_arch = "x86_64"))]
|
|
pub fn change_template(_a: i32) -> i32 {
|
|
let c: i32;
|
|
unsafe {
|
|
asm!("mov {0}, 2",
|
|
out(reg) c
|
|
);
|
|
}
|
|
c
|
|
}
|
|
|
|
|
|
|
|
// Change output
|
|
#[cfg(any(bfail1,bfail4))]
|
|
#[cfg(any(target_arch = "x86", target_arch = "x86_64"))]
|
|
pub fn change_output(a: i32) -> i32 {
|
|
let mut _out1: i32 = 0;
|
|
let mut _out2: i32 = 0;
|
|
unsafe {
|
|
asm!("mov {0}, {1}",
|
|
out(reg) _out1,
|
|
in(reg) a
|
|
);
|
|
}
|
|
_out1
|
|
}
|
|
|
|
#[cfg(not(any(bfail1,bfail4)))]
|
|
#[rustc_clean(cfg="bfail2", except="opt_hir_owner_nodes, optimized_mir")]
|
|
#[rustc_clean(cfg="bfail3")]
|
|
#[rustc_clean(cfg="bfail5", except="opt_hir_owner_nodes, optimized_mir")]
|
|
#[rustc_clean(cfg="bfail6")]
|
|
#[cfg(any(target_arch = "x86", target_arch = "x86_64"))]
|
|
pub fn change_output(a: i32) -> i32 {
|
|
let mut _out1: i32 = 0;
|
|
let mut _out2: i32 = 0;
|
|
unsafe {
|
|
asm!("mov {0}, {1}",
|
|
out(reg) _out2,
|
|
in(reg) a
|
|
);
|
|
}
|
|
_out1
|
|
}
|
|
|
|
|
|
|
|
// Change input
|
|
#[cfg(any(bfail1,bfail4))]
|
|
#[cfg(any(target_arch = "x86", target_arch = "x86_64"))]
|
|
pub fn change_input(_a: i32, _b: i32) -> i32 {
|
|
let _out;
|
|
unsafe {
|
|
asm!("mov {0}, {1}",
|
|
out(reg) _out,
|
|
in(reg) _a
|
|
);
|
|
}
|
|
_out
|
|
}
|
|
|
|
#[cfg(not(any(bfail1,bfail4)))]
|
|
#[rustc_clean(cfg="bfail2", except="opt_hir_owner_nodes, optimized_mir")]
|
|
#[rustc_clean(cfg="bfail3")]
|
|
#[rustc_clean(cfg="bfail5", except="opt_hir_owner_nodes, optimized_mir")]
|
|
#[rustc_clean(cfg="bfail6")]
|
|
#[cfg(any(target_arch = "x86", target_arch = "x86_64"))]
|
|
pub fn change_input(_a: i32, _b: i32) -> i32 {
|
|
let _out;
|
|
unsafe {
|
|
asm!("mov {0}, {1}",
|
|
out(reg) _out,
|
|
in(reg) _b
|
|
);
|
|
}
|
|
_out
|
|
}
|
|
|
|
|
|
|
|
// Change input constraint
|
|
#[cfg(any(bfail1,bfail4))]
|
|
#[cfg(any(target_arch = "x86", target_arch = "x86_64"))]
|
|
pub fn change_input_constraint(_a: i32, _b: i32) -> i32 {
|
|
let _out;
|
|
unsafe {
|
|
asm!("mov {0}, {1}",
|
|
out(reg) _out,
|
|
in(reg) _a,
|
|
in("eax") _b);
|
|
}
|
|
_out
|
|
}
|
|
|
|
#[cfg(not(any(bfail1,bfail4)))]
|
|
#[rustc_clean(cfg="bfail2", except="opt_hir_owner_nodes, optimized_mir")]
|
|
#[rustc_clean(cfg="bfail3")]
|
|
#[rustc_clean(cfg="bfail5", except="opt_hir_owner_nodes, optimized_mir")]
|
|
#[rustc_clean(cfg="bfail6")]
|
|
#[cfg(any(target_arch = "x86", target_arch = "x86_64"))]
|
|
pub fn change_input_constraint(_a: i32, _b: i32) -> i32 {
|
|
let _out;
|
|
unsafe {
|
|
asm!("mov {0}, {1}",
|
|
out(reg) _out,
|
|
in(reg) _a,
|
|
in("ecx") _b);
|
|
}
|
|
_out
|
|
}
|
|
|
|
|
|
// Change clobber
|
|
#[cfg(any(bfail1,bfail4))]
|
|
#[cfg(any(target_arch = "x86", target_arch = "x86_64"))]
|
|
pub fn change_clobber(_a: i32) -> i32 {
|
|
let _out;
|
|
unsafe {
|
|
asm!("mov {0}, {1}",
|
|
out(reg) _out,
|
|
in(reg) _a,
|
|
lateout("ecx") _
|
|
);
|
|
}
|
|
_out
|
|
}
|
|
|
|
#[cfg(not(any(bfail1,bfail4)))]
|
|
#[rustc_clean(cfg="bfail2", except="opt_hir_owner_nodes, optimized_mir")]
|
|
#[rustc_clean(cfg="bfail3")]
|
|
#[rustc_clean(cfg="bfail5", except="opt_hir_owner_nodes, optimized_mir")]
|
|
#[rustc_clean(cfg="bfail6")]
|
|
#[cfg(any(target_arch = "x86", target_arch = "x86_64"))]
|
|
pub fn change_clobber(_a: i32) -> i32 {
|
|
let _out;
|
|
unsafe {
|
|
asm!("mov {0}, {1}",
|
|
out(reg) _out,
|
|
in(reg) _a,
|
|
lateout("edx") _
|
|
);
|
|
}
|
|
_out
|
|
}
|
|
|
|
|
|
|
|
// Change options
|
|
#[cfg(any(bfail1,bfail4))]
|
|
#[cfg(any(target_arch = "x86", target_arch = "x86_64"))]
|
|
pub fn change_options(_a: i32) -> i32 {
|
|
let _out;
|
|
unsafe {
|
|
asm!("mov {0}, {1}",
|
|
out(reg) _out,
|
|
in(reg) _a,
|
|
options(readonly),
|
|
);
|
|
}
|
|
_out
|
|
}
|
|
|
|
#[cfg(not(any(bfail1,bfail4)))]
|
|
#[rustc_clean(cfg="bfail2", except="opt_hir_owner_nodes, optimized_mir")]
|
|
#[rustc_clean(cfg="bfail3")]
|
|
#[rustc_clean(cfg="bfail5", except="opt_hir_owner_nodes, optimized_mir")]
|
|
#[rustc_clean(cfg="bfail6")]
|
|
#[cfg(any(target_arch = "x86", target_arch = "x86_64"))]
|
|
pub fn change_options(_a: i32) -> i32 {
|
|
let _out;
|
|
unsafe {
|
|
asm!("mov {0}, {1}",
|
|
out(reg) _out,
|
|
in(reg) _a,
|
|
options(nomem ),
|
|
);
|
|
}
|
|
_out
|
|
}
|